Digital Resolver

TYPICAL APPLICATIONS

Wherever precise position data is required for computer input

- Position and velocity sensing
- Brushless DC servo commutation
- Robotics and factory automation
- CNC machine tools
- Material handling
- Medical devices

FEATURES

- · Size 11 heavy-duty brushless resolver
- · Totally digital input / output
- · Absolute position data output
- · 12-bit resolution standard
- Maximum system error of ±15 arc minutes
 Incremental encoder with A Quad B and North
- Marker outputs
- 1024 line incremental resolution standard
- High readout rate
- · Mechanical modifications to order

Model DRBB-11-AA-01AA DC Input / Digital Output



Brushless resolver with built-in electronics that functions as an absolute encoder - DC in / digital out

Moog Components Group's size 11 digital resolver is a compact, low-cost angular position transducer with DC input and digital output. No external circuitry is required – simply energize with ± 5 VDC and obtain 12-bit serial data for direct computer interface, or the A Quad B and North Marker outputs of an incremental encoder.

Brushless resolvers are superior to encoders in terms of ruggedness, size, accuracy and resolution. Resolvers perform efficiently under temperature extremes, humidity, shock and vibration.

Model DRBB-11-AA-01AA requires two power supplies and two inputs and provides four outputs, all of which are TTL compatible. RS-422 differential line drivers / receivers and operation from a single 5 volt supply are available options.

Note: This catalog contains basic marketing information and general part descriptions of Moog Components Group product lines. With respect to the U.S. export regulations, the products described herein are controlled by the U.S. Commerce Department or the U.S. State Department. Contact Moog Components Group for additional detail on the export controls that are applicable to your part.

Position

Size 11 Digital Specifications

SPECIFICATIONS						Input / Output Descriptions		
Dynamic Performance				ent Duty)		Voltages: +5 VDC, –5 VDC, Ground		
Settling Time:		7 ms (1°	step) 20 ms (1	179° step)		$\triangle \overline{CS}$:	Chip Select. Active LO. Logic transition enables data output.	
Li	Life: 16,000 hours at 80 rps			Serial interface clock. Data is clocked out on "first negative edge of SCLK after a LO transition on \overline{C}				
Ν	lechanical Cha	racteristics					Twelve pulses to clock data out.	
Te	ermination:	12 inch n	nin. #28 AWG	(7 / 36) type E	T leads in	Outputs		
		accordar	accordance with MIL-W-16878 / 6-BCB. Lead					
		and conn	ector variation	ns available.		Absolute Positio		
S	haft End Play:	.0015 ma	ax. spring load	ed toward fron	t end	\triangle DATA: Serial Interface Data (DRBB & DRBG versions) High impedance with \overline{CS} =HI (DRBD & DRBE versions) Data output <u>undefined with \overline{CS}=HI</u>		
Shaft Radial Play:		 .0005 ma with an 8 	ax. when meas	sured next to b gage load	earin		Enabled by CS=0 Resolution: 12 bits	
Ir	put Current:	35 mA					with 2 MHz serial clock Logic I / O: Standard TTL or RS-422	
0	perating						Accuracy: 15' max. (resolver plus	
Te	emperature:	-40°C to	+85°C			Incremental En	converter)	
							Encoder A Output	
W	/eight:	142 gram	ns (typ)			▲△ B:	Encoder B Output	
Ir	puts / Outputs	And Lead	Wire Color Co	ode			A leads B for increasing angular rotation Symmetry: 180° ±15°	
	Lead Wire		Part Numb	er Base			Quadrature: 90° ±11°	
Γ	Color	DRBB	DRBD	DRBE	DRBG		Edge separation: 2550ns at max.	
	DED					▲ ∧ NM [.]	Fncoder North Marker emulation output	
	KEU						Pulse triggered as code passes through zero.	
	YEL I	-5 VDC	I — 5 VDC	I —	I — I			

	Color	DRBB	DRBD	DRBE	DRBG
sindu	RED	+5 VDC	+5 VDC	+5 VDC	+5 VDC
	YEL	–5 VDC	–5 VDC		
	BLK	GND	GND	GND	GND
	GRN	CS			CS
	BLU	SCLK			SCLK
	GRN / RED		CS	CS	
	GRN / YEL		CS comp	CS comp	
	BLU / RED	_	SCLK	SCLK	
	BLU / YEL		SCLK comp	SCLK comp	
	RED / WHT	DATA			DATA
	YEL / WHT	А			А
	BLU / WHT	В			В
~	BLK / WHT	NM			NM
sind	WHT / RED		DATA	DATA	
linc	WHT / YEL		DATA comp	DATA comp	
	BRN / RED		A	Α	
	BRN / YEL		A comp	A comp	
	GRY / RED		В	В	
	GRY / YEL		B comp	B comp	
	VIO / RED		NM	NM	
	VIO / YEL		NM comp	NM comp	
	RED / GRN	VEL			VEL
nal	BLK / GRN	DIR			DIR
OIIC	YEL / GRN	NMC			NMC
S	BLU / GRN	CLKOUT			CLKOUT
	VIO / WHT	NMC			NMC

Digital Resolver Base Part Number	RS-422 Differential Digital I / O	Single +5 Volt Supply
DRBB-11-AA-01AA	No	No
DRBD-11-AA-01AA	Yes	No
DRBE-11-AA-01AA	Yes	Yes
DRBG-11-AA-01AA	No	Yes

90° pulse width (180° and 360° using NMC) Optional VEL: Indicates angular velocity of input signals (150 rps / VDC) Load drive capability: $\pm 250 \ \mu A at V_{out} = \pm 2.5 \ VDC$ North Marker width Controller (90°, 180°, or 360°) NMC: ▲ CLKOUT: Internal VCO clock output; indicates angular velocity of input signals (4 KHz / rps) ▲ DIR: Indicates direction of rotation of input LOGIC HI = Increasing angular rotation = CW shaft rotation LOGIC LO = Decreasing angular rotation = CCW shaft rotation (DRBB & DRBG versions) OUTPUT LOAD CAPABILITY

	Output high voltage: 4 VDC at 1 _{OH} = 1 mA
	Output low voltage: 1 VDC at 1 = 1 mA
(DRBD & DRBE ve	rsions)
\triangle NOTE:	Digital inputs and outputs meet the requirements of
	EIA standard RS-422. Signal and Signal
	compliment are utilized for all digital signals.

TIMING CHARACTERISTICS

Absolute Position Output Serial Interface

Absolute angular position is represented by serial binary data and is extracted via a three wire interface: DATA, \overline{CS} and SCLK. The DATA output is held in a high impedance state when \overline{CS} is HI.

Upon the application of a LOGIC LO to the $\overline{\text{CS}}$ pin. The DATA output is enabled and the current angular information is transferred from the counters to the serial interface. Data is retrieved by appling an external clock to the SCLK pin. The maximum data rate of the SCLK is 2 MHz. To ensure secure data retrieval it is important to note that SCLK should not be applied until a minimum period of 600 ns after the application of a LOGIC LO to $\overline{\text{CS}}$.

Size 11 Digital Specifications

Data is then clocked out, MSB first. On successive negative edges of the SCLK: 12 clock edges are required to extract the full 12 bits of data. Subsequent negtive edges greater than the <u>defined</u> resolution of the converter will clock zeros from the data output if CS compared to extract the state.

If a resolution of less than 12 bits is required, the data access can be terminated by releasing $\overline{\text{CS}}$ after the required number of bits have been read.

CS can be released a minimum of 100 ns after the last negative edge. If the user is reading data continuously, \overline{CS} can be reapplied a minimum of 250ns after it is released (see Figure 1).

The maximum read time is given by: (12-bits read @ 2 MHz) MAX RD TIME = $[600 + (12 \times 500) + 250 + 100] = 6.95 \ \mu s$



THE MINIMUM ACCESS TIME: USER DEPENDENT

Parameter	Units	Test Conditions / Notes	
t,	150 ns Max.	CS to DATA enable	
t ₂	600 ns Min.	CS to ist SCLK negative edge	
t ₃ 250 ns Min.		SCLK low pulse	
t ₄	250 ns Min.	SCLK high pulse	
t₅ 100 ns Max.		SCLK negative edge to DATA valid	
t ₆	250 ns Min.	CS high pulse width	
t ₇	150 ns Max.	CS high to DATA high Z (BUS Relinquish)	

SCLK can only be applyed after t₂ has elapsed.

NOTES:

- Timing data are not 100% production tested. Sample tested at +25°C only to ensure conformance to data sheet limits. Logic output timing tests carried out using 10pF, 100ka load.
- 2. Capacitance of DATA pin in high impedance state = 15 pF.

Incremental Encoder Output

The Incremental encoder emulation outputs A, B and NM are free running and are always valid.

The digital resolver emulates a 1024-line encoder. Relating this to converter resolution means one revolution produces 1024, A, B Pulses. A leads B for increasing angular rotation. The addition of the DIR output negates the need for external A and B direction decode logic. DIR is HI for increasing angular rotation (CW shaft rotation).

The North Marker Pulse is generated as the absolute angular position passes through zero. The digital rsolver supports the three industry standard widths controlled using the NMC pin. Figure 2 details the relationship between A, B and NM. The width of NM is defined relative to the A cycle.

Unlike the incremental encoders, the digital resolver output is not subject to error specifications such as cycle error, eccentricity, pulse and state width errors, count density and pulse error.

The maximum speed rating, N, of an encoder is calculated from its maximum switching frequency, $F_{_{MAX}}$ and its PPR (Pulse Per Revolution).

The digital resolver A, B pulses are initiated from CLKOUT which has a maximum frequency of 1.536 MHz. The equivalent encoder switching frequency is:

At 12 bits the PPR = 1024. Therefore the maximum speed, N, of the digital resolver is:

This compares favorably with encoder specifications where F_{MAX} is specified from 20 kHz (photo diodes) to 125 kHz (laser based) depending on the light system used. A 1024 line laser-based encoder will have a maximum speed of 7300 rpm.

The inclusion of A, B outputs allows the digital resolver solution to replace optical encoders directly without the need to change or upgrade existing application software.



n

 Level
 Width

 +5 VDC
 90°

 0
 180°

 -5 VDC
 360°

*Selectable with three - level control pin "marker" default to 90° using internal pull-up.

NUMBER OF DEGREES REFERS TO WIDTH RELATIVE TO "A" CYCLE

DIMENSIONS



Parameter	Min.	Max.	Units	Test Conditions / Notes
t _{DIR}		200	ns	DIR to CLKOUT positive edge
t _{clk}	250	400	ns	CLKOUT Pulse width
t _{ABN}		250	ns	CLKOUT negative edge to A, B and NM transition

Digital Resolver Dimensions



Dimensions are in inches

	DRBB	DRBD	DRBE	DRBG
L _{MAX}	2.443	2.827	2.943	2.827